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ABSTRACT 
Multiple clock cycle hardware implementation (MCI) of a 
flexible system for space/spatial-frequency signal analysis is 
proposed. Designed special purpose hardware can realize 
almost all commonly used two-dimensional space/spatial-
frequency distributions (2-D S/SFDs) based on the 2-D 
Short-time Fourier transformation (2-D STFT) elements. 
The flexibility and the ability of sharing functional kernel, 
known as STFT-to-SM gateway, [1], within S/SFDs execu-
tion, represent major advantages of this approach. These 
abilities enable one to optimize critical design performances 
of the multidimensional system, such as hardware complex-
ity, energy consumption, and cost. 
1. INTRODUCTION 
The STFT and the pseudo Wigner distribution (WD) (in 
their 1- and 2-D forms) represent conventional tools in time-
frequency (TF), [3]-[4], and S/SF analysis, [5]-[9], because 
of their simplicity. But, they exhibit serious drawbacks: First 
– 1- and 2-D STFT have a low concentration around signals' 
instantaneous and local frequency, respectively, which may 
be inconvenient in many applications; Second – 1- and 2-D 
WD generate emphatic cross-terms in the case of multicom-
ponent signals analysis, that seriously limit their applicabil-
ity, despite the achieved high signals' concentration. 
There are many attempts to overcome the mentioned 
problems. So, the 1- and 2-D S-method (2-D SM) for the TF 
and S/SF signal analysis, based on the corresponding STFT 
definition, are proposed in [4] and [7] and recently used in 
[10]-[15] and in [16]. Usage of the STFT, as an intermediate 
step in their definitions, makes them very attractive for im-
plementation but, at the same time, quite numerically and 
time consuming, which significantly restricts their real-time 
applications. The hardware implementation, if possible, can 
overcome this nuisance. Having in mind the technology 
limitations in the hardware design, the 1-D systems for TF 
signal analysis are considered, usually in their single clock-
cycle (parallel) implementation (SCI) forms, [17]. Such ar-
chitectures for TF analysis and time-varying filtering, based 
on the SM, are presented in [13]-[15]. They are quite com-
plex and require the duplication of basic calculation ele-
ments when they are employed more than once. Also, they 
realize only a single TFD – SM with a pre-defined convolu-
tion window width. In [1], [2] the MCI VLSI design, that 
overcomes drawbacks of parallel architectures from [13]-
[15], [17], has been proposed. 
There are many demands for development of 2-D S/SF 
systems. Such systems are more complex than the 1-D ones 
and often could not be realized. Additionally, the chip di-
mensions, power consumption and cost are significantly in-
creased, while the processing speed is lowered. Therefore, in 
this paper we propose a way to extend the 1-D MCI architec-
ture to the 2-D case. For this purpose a special architecture 
for S/SF analysis, based on the 2-D SM, has been developed. 
It consists of the MCI kernel and additional modules for con-
volution windowing, delays, frame managing, clock distribu-
tion, zero padding, and so on. The MCI allows a functional 
kernel to be used more than once per S/SFDs execution, as 
long as it is used on different clock cycles. The abilities to 
allow S/SFDs to take different number of clock cycles and to 
share a functional kernel within the execution of a single 
S/SFD are the major advantages of the proposed design. This 
will optimize the hardware requirements, giving us the possi-
bility to realize S/SFDs by using standard devices. 
The paper is organized as follows. After the introduction, 
the implemented S/SFDs are presented. MCI architecture for 
the 2-D system implementation is proposed in Section III. 
2. REVIEW OF THE IMPLEMENTED S/SFDs 
Two-dimensional SM, [7], is based on the unified definition 
of the 2-D STFT and the 2-D WD, 
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where the STFT of a 2-D signal f(n1,n2) is: 
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The assumed signal's duration is N×N, N=2m, and P(i1,i2) is 
frequency domain (convolution) 2-D window, whose widths 
are 2L1+1 and 2L2+1 (i.e. P(i1,i2)=0, for |i1|>L1 and for 
|i2|>L2).  
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In the sequel, the 2-D SM (1) is implemented due to fol-
lowing reasons: 
1. For the marginal cases of the window P(i1,i2), when 
L1=L2=0, and L1=L2=(N-1)/2, the 2-D SPEC, 
SPEC(n1,n2,k1,k2)= |STFT(n1,n2,k1,k2)|
2, and the 2-D WD 
are obtained, respectively. Then, the arbitrary analysis of 
the 2-D SM unifies the corresponding analysis of the 
commonly used S/SFDs, 2-D SPEC and 2-D WD. Flexi-
bility of the proposed hardware solution (in the rest of 
paper) is based on these facts. 
2. (1) is very interesting for practical realization, since it 
allows us to implement 2-D SM by using the 2-D STFT. 
3. By an appropriate selection of the convolution window 
size, the 2-D SM reduces (or, in same cases, eliminates) 
cross-terms, without degrading high concentration around 
local frequency of the 2-D WD, [7], [16]. Also, it pro-
duces better results than the commonly used S/SFDs, the 
2-D SPEC and the 2-D WD, regarding some essential 
demands such as calculation complexity, cross-terms re-
duction, and noise influence suppression, [4], [7], [16], 
[18]. 
For a rectangular 2-D window P(i1,i2) and L1=L2=L, the 
2D-SM definition (1) becomes: 
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where SMR(n1,n2,k1,k2) and SMI(n1,n2,k1,k2) take form: 
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and STFT(n1,n2,k1,k2)= STFTRe(n1,n2,k1,k2)+jSTFTIm(n1,n2,k1, 
k2). The SMR(n1,n2,k1,k2) and the SMI(n1,n2,k1,k2) are obtained 
by processing of real and imaginary parts of STFT(n1,n2,k1, 
k2), respectively. The SMI(n1,n2,k1,k2) takes form (3) and it 
would be obtained by replacing the real part of the 2-D STFT 
with its imaginary part. Eq.(3) gives 2-D SM for the point 
(k1,k2) of the 2-D frequency plane. It involves only real mul-
tiplications in order to adapt itself for real-time implementa-
tion. Note that the summation in (3) involves CN(L) 
=1+(L+1)L+L(L+1)=2L2+2L+1 terms (which will corre-
spond to the number of clock cycles (CN(L))), obtained by 
multiplying 2-D STFT elements that are symmetrically dis-
tributed around the (k1,k2) point in the 2-D frequency plane.  
3. HARDWARE IMPLEMENTATION 
APPROACH 
Based on (3), the hardware implementation of (k1,k2)-th 
(k1,k2=0,1,...,N-1) channel of the 2-D SM is done through its 
real computational line, since the imaginary one is identical. 
The design principle follows the developed form of (3), 
where each summation term is executed during the corre-
sponding step (which takes one clock cycle). By breaking the 
S/SFDs execution into clock cycles, we are able to balance 
the amount of work done in each cycle, resulting in minimi-
zation of clock cycle time. During the first clock, when 
L1=L2=0, the 2-D SPEC is executed from the 2-D STFT 
element, STFT(n1,n2,k1,k2), situated in the middle point of the 
convolution window. Residual summation terms, for in-
creased indexes i1 and/or i2 are obtained in the next steps 
(second, third, ...). This improves the S/SFD concentration, 
aiming to achieve the one obtained by the 2-D WD. 
The 2-D SM with arbitrary L requires CN(L) clock cycles 
(by one convolution window position) to be executed. The 
CN(L) is a nonlinear function: 2-D SPEC requires one clock 
cycle, while 5 and 13 clock cycles are required for the 2-D 
SM with L=1 and L=2, respectively, etc. It is important to 
note that, for example, the 2-D SPEC execution step remains 
the first execution step for all S/SFDs with nonzero L values. 
Generally seen, the hardware necessary for the 2-D SM 
real computational line consists of two main parts: the convo-
lution window register file and the STFT-to-SM gateway. 
The convolution window register file presents the hardware 
implementation of the 2-D convolution window function. It 
determines order of the 2-D STFT input elements addresses 
for which the corresponding 2-D SM output will be com-
puted according to the algorithm given by (3). The STFT-to-
SM gateway is used to hardwarize this algorithm. It modifies 
the 2-D STFT elements obtained from the convolution win-
dow register file in order to produce improved concentration 
around local frequency based on the 2-D SM. STFT-to-SM 
gateway realizes 2-D SM calculation independently on the 
convolution window widths L, Table 1, [1], [2], allowing the 
implemented S/SFDs to take different numbers of clock cy-
cles for their calculation. This is enabled by sharing STFT-
to-SM functional units for different inputs in different steps 
(clock cycles) that are controlled by the set of control signals 
(see Fig.3. Details can be found in [1]). These abilities lead to 
minimize critical performances of the multidimensional sys-
tems: hardware complexity, energy consumption and cost. 
Namely, as it can be seen from Table 1, possible single clock 
cycle implementation of the 2-D SM (3) would involve sig-
nificantly greater number of functional units necessary for 
the STFT-to-SM gateway implementation. It would signifi-
cantly increase the necessary clock cycle time and make 
questionable the system (3) hardware implementation on 
chip when the single clock cycle implementation is prefered. 
Also, resource consumption of the hybrid implementation, 
[1], is beetwen the proposed one and single clock cycle im-
plementations. 
 
3.1 Convolution window register file 
Each 2-D SM element at the system output is produced by 
sliding (2L+1)×(2L+1) convolution window P(i1,i2) over 2-D 
STFT input elements, and by performing chosen operator, as 
is conceptually shown in Fig.1, (a)-(b). In our case, this op-
erator is derived from (3) and implemented by the STFT-to-
SM gateway, proposed and developed in [1], [2]. 
The implementation of the convolution window register 
file, given in Fig.2, follows the principles from Fig.1, (a)-(b). 
As seen in Fig.2, element SM(n1,n2,k1+L,k2+L+1) represents 
an 2-D STFT input element, which will be loaded to the first 
element  (register)  of  the convolution window register block.  
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Figure 1. Procedure of window sliding over 2-D STFT elements and of producing 2-D SM output: (a) Illustration of the convo-
lution window sliding and its operation, (b) Position of the convolution window that corresponds to the (k1,k2)-th element of the 
2-D SM (thick solid line box) and its next position (thick dashed line box). In the cell centre we denote the position of the 
stored 2-D STFT element in frequency-frequency plane. 
 
STFT-to-SM gateway 
Implementation 
Adders Multipliers Shift Left Registers Clock cycle time 
Proposed MCI  
SCI of eq.(3) when it 
would be possible 
1 
2L2+2L 
1 
2L2+2L+1 
1 
2L2+2L 
Tm+Ta+Ts 
2Tm+(2L
2+2L+2)Ta+Ts 
Table 1: Total number of functional units in the STFT-to-SM gateway and corresponding clock cycle time in the cases of pro-
posed MCI design and possible simple implementation of eq.(3). The 2-D SM with arbitrary L is considered. Tm  is the 
multiplication time of a two-input adder, whereas Ts is the 1-bit shift time. The recursive form of the 2-D STFT module 
implementation is assumed when the clock cycle time in possible SCI case is calculated. 
 
At the same time, each element of convolution window row 
k1+L will be shifted by PIPO (parallel-in-parallel-out) regis-
ters to generate the 2-D STFT elements in time index (k2+L-
1, k2+L-2, ..., k2-L). The 2L FIFO delays are used to generate 
the 2-D STFT elements of the convolution window column 
k2+L in time index (k1+L-1, k1+L-2, ..., k1-L). It means that 
for each step of the convolution window register file, a new 
2-D STFT element will be shifted in, while actual window 
will be sliced for one position left. Note that the convolution 
window register file is loaded with new 2-D STFT input 
element after at least CN(L) clock cycles. 
 
3.2 Architecture for the Real-Time Implementation 
Conceptually, the hardware architecture we propose for im-
plementation of the 2-D STFT to 2-D SM transformation is 
given in Fig.3 (as an example, L=1 is considered). It has sev-
eral functional blocks and its operation principle can be de-
scribed as follows. Hardware’s 2-D STFT input is repre-
sented by STFT_IN signal which is controled by 
STFT_IN_CLK. Input values will be loaded to the first ele-
ment of convolution window register block. PIPO shift regis-
ter is used to generate data in time index (k2, k2-1) by shifting 
each element of the convolution window register block row 
k1+1 (as well as rows k1, k1-1). FIFO delay blocks are used to 
generate data of the convolution window register block col-
umn k2+1 in time index (k1, k1-1). Shifting of the STFT sam-
ples in the window area that is sliced for one position left, is 
controled by SHIFT_IN_CLK. It is necessary that the 
STFT_IN_CLK period be at least CN(1)=5 times greater then 
period of main system clock CLK. The task of “Control logic 
for windowed convolution and padding borders” is to man-
age convolution operation inside the frame. It generates con-
trol signals for STFT-to-SM gateway considering input pa-
rameters derived from frame size and window size. Table 2 
describes these pa- rameters which are defined by “Configu-
ration registers”. As it is shown on Fig.3, control signals 
from “Control logic for windowed convolution and Padding 
borders” menage the operations of the STFT-to-SM gateway. 
At the same time, it considers input parameters and synhro-
nization conditions related  to  the  main  clock  signal CLK 
and the control signal  
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 Figure 2. Convolution window register file implementation that realizes the convolution window function, illustrated in Fig.1. 
 
STFT_CLK_IN and then, geneates the control signals 
SM_START, SM_CLK_EN, LEFT_BORDER and 
DOWN_BORDER. According to the algorithm (3), [1], [2], 
the SM_CLK_EN (SM_CLocK_ENable) signal forwards the 
series of SM_CLKs that run SM calculation for each window 
position. After CN(L)=5 SM_CLKs, the SM will be calcu-
lated and stored in the output register. Sliding window over 
2-D signal generate LEFT_BORDER and DOWN_BORDER 
to allow to pad the borders of the frame with 0's. 
For hardware realization, the CMOS SRAM FLEX 10K 
chips family have been chosen. After simulation and verifica-
tion the Altera’s EPF10K20RC240-3 chip is configured by 
using the synthesized code [19]. The rate of its 8-bit version 
silicon resources utilization are given in Table 3. Addition-
ally, it has 189 (51 input and 114 output) I/O pins. 
4. CONCLUSION 
A multiple clock cycle implementation of an 2-D system for 
the S/SF analyze is proposed. The designed system is very 
flexible, since it allows the implemented S/SFDs to take 
different numbers of clock cycles and to share functional 
kernel, used to perform an S/SFD operation (STFT-to-SM 
gateway), within their execution. By designing MCI, the 
critical design parameters, such as hardware complexity, 
energy consumption and cost, are optimized. 
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ber of the convolution window sliding steps. 
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28 
28 
58% 
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66% 
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